Skip to content
Synopsys logo

Synopsys

Bangalore · On-site

ASIC Digital Design Engineer

Full-timePosted 22 Oct
Salary
₹6–9 LPA
Experience
0–2 yearsFreshers welcome
Eligible batches
2024 · 2025 · 2026
Degree
B.E, B.Tech, M.Tech, M.Sc +1
Location
BangaloreOn-site

About the role

Synopsys is hiring fresh engineering graduates for an ASIC Digital Design Engineer position in Bangalore. The role centers on formal verification of digital designs, crafting SystemVerilog Assertions, and automating verification flows with scripting in a Unix/Linux environment.

Responsibilities

  • Learn and apply the latest formal verification methodology on real projects.
  • Collaborate with seasoned formal verification engineers to execute validation plans.
  • Support quality improvements and share insights to enhance verification tool capabilities.
  • Write and refine SystemVerilog Assertions (SVA) to capture design intent and expose edge‑case failures.
  • Develop and maintain verification scripts using Python, Perl, or Tcl to automate repetitive tasks.
  • Help identify critical design bugs before tape‑out, reducing costly silicon re‑spins.

Eligibility

  • Bachelor’s or Master’s degree in Electronics, Electrical, Instrumentation or a related engineering discipline.
  • 0‑2 years of experience or relevant academic projects in digital design or verification.
  • Strong grasp of computer architecture, state machines, pipelining and timing concepts.
  • Hands‑on experience with Verilog or SystemVerilog preferred.
  • Proficiency in at least one scripting language (Python, Perl, or Tcl) and comfort working in Unix/Linux.

Skills

  • Verilog / SystemVerilog hardware description languages.
  • SystemVerilog Assertions (SVA) for formal verification.
  • Scripting expertise in Python, Perl or Tcl.
  • Unix/Linux command‑line environment.
  • Fundamental digital design knowledge and formal verification concepts.

Resume keywords

Terms from this listing. Many screening tools match exact words, so mirror the ones you genuinely have.

VerilogSystemverilogSystemverilog assertionsPythonPerlTclUnixLinuxDigital designFormal verificationModel checkingAssertion languagesVlsiHardware verificationScripting
Tailor my resume with these →

Benefits

  • Comprehensive health, wellness and financial benefit package.
  • Performance‑linked monetary rewards.
  • Access to continuous learning and development programs.
  • Opportunity to work on cutting‑edge semiconductor projects.
  • Collaborative team culture focused on innovation.

You'll apply on careers.synopsys.com

Find a referralPeople at Synopsys on LinkedIn

Curated and verified by CareersAt.Tech. You never pay to apply. Report listing

About Synopsys

Synopsys, Inc. is an American electronic-design-automation and semiconductor-IP company headquartered in Sunnyvale, California, that builds tools used by chip designers worldwide, with major Indian engineering centres in Bengaluru, Hyderabad, Noida, and Pune.

Founded 1986 · 5000+ employees · HQ Sunnyvale, California, United States

More about Synopsys

Similar roles

Browse all jobs