Santa Clara, Austin, Remote · Hybrid
AI Accelerator RTL Microarchitecture/Design Engineer
- Salary
- Not disclosed
- Experience
- 0–1 yearsFreshers welcome
- Eligible batches
- 2024 · 2025 · 2026
- Location
- Santa Clara, Austin, RemoteHybrid
About the role
RosaicLabs is looking for an AI Accelerator RTL Microarchitecture/Design Engineer to join its hardware team. The position is full‑time, based remotely in India with a hybrid work arrangement, and supports projects across its US locations in Santa Clara and Austin.
Skills
- Proficiency in RTL coding and verification.
- Understanding of micro‑architecture concepts for AI accelerators.
- Experience with digital design flow and hardware description languages.
- Ability to work on system‑level design and integration.
Resume keywords
Terms from this listing. Many screening tools match exact words, so mirror the ones you genuinely have.
You'll apply on jobs.lever.co
Curated and verified by CareersAt.Tech. You never pay to apply. Report listing
About RosaicLabs
RosaicLabs is an early‑stage semiconductor startup that is developing custom low‑power x86 CPUs, leveraging Intel's Atom RTL code. The company was incorporated in Delaware in May 2026 and is led by veteran chip executives from Rivos, Apple, Google and Intel. It aims to build AI‑accelerating processors for edge and robotics applications.
Founded 2026 · HQ Wilmington, Delaware
More about RosaicLabsSimilar roles
Browse all jobsFront End AI EngineerG-P · Remote₹5.8–8.7 LPAest.
- AI EngineerWSP · Bangalore₹4–7 LPAest.
Associate AI EngineerCornerstone · Bangalore, Hyderabad, Pune₹5–8 LPAest.
Analyst – Generative AIHCLTech · Noida, Hyderabad, Chennai +2₹4–8 LPAest.
Associate - Data ScientistUnited Airlines · Gurgaon₹17–18 LPAest.Junior Fullstack AI EngineerLifesight · Bangalore₹9–13 LPAest.